MVME2604-3461 Motorola PLC board

Category: Tag:
Whatsapp:+86 13313705507
WeChat:+86 13313705507
E-mail:geabbdcs@gmail.com
E-mail:info@geabb.com
Contacts:KEN HE

Description

1. Key Features

  • MPIC programming model support
  • Compatibility with two processors
  • Support for 16 external interrupts
  • 15 programmable levels for Interrupt & Processor Task priority
  • Provision for connecting an external 8259 for ISA/AT compatibility
  • Distributed interrupt delivery for external I/O interrupts
  • Direct/Multicast interrupt delivery for interprocessor and timer interrupts
  • Four Interprocessor Interrupt (IPI) sources
  • Four built-in timers
  • Processor initialization control functionality

2. Architecture Overview

The Raven PCI Slave integrates two address decoders to map RavenMPIC registers into either PCI IO space or PCI Memory space. Access to these registers requires both MPC and PCI bus mastership, and includes operations such as interrupt initialization, timer initialization, and interrupt vector reads.
The RavenMPIC accepts interrupt inputs from six categories of sources:
  • 16 external interrupt sources
  • 4 interprocessor interrupt sources
  • 4 timer interrupt sources
  • 1 Raven internal error detection source

Interrupt Activation Modes

  • External interrupts 1–15: Support two activation modes — low level or active-high positive edge.
  • External interrupt 0: Flexible activation (level or edge) with configurable polarity.
  • Interprocessor and timer interrupts: Triggered by event activation.

3. CSR Readability Rules

Unless explicitly stated otherwise, all registers are readable and return the last written value. Exceptions follow these rules:
  • IPI dispatch registers and EOI registers: Return 0 when read.
  • Interrupt source ACT bit: Returns the current status of the interrupt source.
  • Interrupt acknowledge register: Returns the vector of the highest-priority pending interrupt; it is also the only register with read side-effects.
  • Reserved bits: Return 0 when read.

4. Interrupt Priority Mechanisms

4.1 Interrupt Source Priority

  • Each interrupt source is assigned a priority value ranging from 0 (lowest) to 15 (highest).
  • An interrupt can only be delivered to a processor if the source’s priority is higher than the destination processor’s current task priority.
  • Setting a source’s priority to 0 disables that interrupt (inhibits delivery).

4.2 Processor’s Current Task Priority

  • Each processor has a task priority register, configured by system software to reflect the importance of the task running on the processor.
  • A processor will not receive interrupts with a priority level that is equal to or lower than its current task priority.
  • Setting the current task priority to 15 blocks all interrupts from being delivered to that processor.

5. Interrupt Nesting Rules

A processor will never have an in-service interrupt preempted by an interrupt of equal or lower priority. The lifecycle of an in-service interrupt is defined as:
  1. Starts when the interrupt’s vector is returned during an interrupt acknowledge cycle.
  2. Ends when an EOI (End of Interrupt) signal is received for that interrupt.
  3. The EOI cycle specifically marks the completion of processing for the highest-priority in-service interrupt.

MVME2604-3461 PDF
MVME2604-3461

♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦♦…♦

Shipping:
1. Your item will be shipped to all countries via EMS, unless one country cannot be shipped via EMS. We will choose DHL, UPS, or FedEx. Please leave us your phone number.
2. We will ship the product to you on the same day or within 1-2 working days after receiving your payment. The shipping time depends on the country/region where you reside, the customs and habits of your country/region, and especially during peak hours.
3. Assuming (assuming) that the item requires payment of tariffs from your country, the buyer is obligated. We are not responsible for any taxes or customs fees in your country/region.

 

Return Policy:
1. Please contact us before returning the item.
2. The buyer should inform the seller of all returned items within 7 days after receiving the package. We reserve the right to reject any request to inform the seller for more than 7 days.
3. Returned products must have all original packaging and be in good condition.

 

Response policy:
If you are satisfied with the purchase, please leave us an active response.
2. If you have any questions about the outcome of the transaction or product, please contact us first and we will do our best to satisfy you!
3. Please do not reply with negative feedback before contacting us!

 

 

More models available:

DS200CTBAG1ADD

9905-263

5233-2089

IC8008SI228RD2

8237-1006

5233-2089

8446-1019

EASYGEN-3500-5/P2 8440-2145

9905-017

8200-314